Abstract-Presented in this paper is a system that controls the SCAMP-3 cellular processor array vision chip, and provides an interface between it and a host system. This system can be used in real-time image processing, or computer vision applications. The system includes a sequencer for issuing instructions to the array processor, a configurable analogue interface and read-out circuitry, a system controller, which enables system operation and communication with the host, and a suite of softwazre componenwts, which include libraries, simulator, compiler and user interface. The presented hardware is a stand-alone vision system, which can be used in the development of PC-based or embedded applications.
INTRODUCTION
processing an image traditionally requires several stages of preliminary computation. It is these stages that are usually the most computationally intensive, having significant contribution to the overall limit on the throughput of an image processing system. A sequential machine will perform the same operation on each pixel of the image in turn, producing a bottleneck that becomes more substantial as the dimensions of the image increase. A solution therefore is to process many pixels in parallel, using a processor array. Vision chipps provide pixel parallel operations, but require peripheral interfacing hardware. Several systems that interface to various vision chips have been described in the literature [1] - [5] .
The SCAMP-3 vision chip [6] stream of instructions, whilst simultaneously (via its program counter, which points to a memory location) the ICWs are delivered to the processor array. The "dual instruction stream" architecture can be further illustrated with the aid of an example. The code excerpt in Figure 4 follows the single instruction stream approach to programming. The purpose of the excerpt is to take an image stored in array register 'B', shift it 10 pixels to the right and send the resulting image back to the host. This is achieved by copying the data register 'B' into the 'NEWS' register (making it available to direct neighbours) and then replacing the data register's contents with its western neighbour's 'NEWS' register value. As every APE executes the same instruction, the effect is to shift the entire image to the right, one column at a time. A loop is implemented that repeats this operation 10 times.
This style of programming results in both processors (the microprocessor and the SCAMP-3 chip) having to perform "No Operation" instructions, shown in Figure 5 . This is undesirable as it increases the size of the algorithm, and slows connection. Take for example the downloading of a SCAMP algorithm to the system. The host sends a packet to the system containing the image processing algorithm. The System Controller stops any currently executing SCAMP algorithm, by stopping the SCAMP Sequencer. It then fills the dualstream memory and resets the SCAMP Sequencer, allowing it to start executing. Another example is when the host configures the analogue hardware. A packet is sent containing the configuration data, which is interpreted and distributed by the System Controller. The most important feature of the System Controller is its ability to read data out from the array. For example, when a SCAMP algorithm makes a request to send data to the host, the System Controller intervenes, takes control over the SCAMP chip and acquires the relevant data. The System Controller can perform flexible read-out of the array [7] either by scanning the array to access individual pixels or by defining regions of pixels. Different operations can be performed on selected regions, such as summation of array values, or performing digital OR operations. The System Controller can also communicate directly with the SCAMP algorithm, and vice-versa, via a set of Communication Registers. For example, it is possible for the SCAMP algorithm running on the SCAMP Sequencer to request a readout action by the System Controller, which then places the read-out data in a Communication Register, subsequently read in by the SCAMP Sequencer. This allows feedback into the image-processing algorithms. This mechanism also permits the host to send parameters to the algorithms whilst they are executing. The SCAMP chip can return analogue and digital data from the processor array. The system is capable of reading out different forms of data to the host system. These include full and windowed ("region of interest") analogue frames, full and windowed digital frames in two ways (1 pixel per byte, 8 pixels per byte) and global results such as identifiable scalars and pixel coordinates. All image output can be read out from different regions of the processor array, at varying resolutions. Each transfer can be tagged with an identifier to allow the host to differentiate it when an algorithm returns multiple data types. The frame-rate of the system can be set by an internal pulse which is user-configured or externally triggered. If the algorithm requests, the System Controller will suspend the SCAMP Sequencer from further execution until the pulse has occurred. The flexible nature of the System Controller allows addition of custom functionality, enabling additional processing to be carried out away from the SCAMP algorithm. This could be used to customize data read-out from the array or for example, perform pixel searches and return coordinates [7] .
V. SYSTEM IMPLEMENTATION The vision system is shown in Figure 8 . The SCAMP sequencer, OS controller and all additional digital logic are implemented on a Xilinx Spartan3 XC3S400 FPGA. A third party development board [8] houses both the FPGA and the USB communication hardware. The OS controller and SCAMP sequencer both use Xilinx PicoBlaze soft microprocessors [9] . The entire digital design uses just 15% of the slice registers available, 62% of block ram and 6% of available multipliers. From a hardware perspective, the most critical feature is the interface for the SCAMP-3 's analogue readout. SCAMP-3 permits the aggregation during readout of the contents of a register across a pixel group within the array. Such aggregation may be between 1 (no summing) and 16384 (the entire array). Hence, SCAMP3's current mode readout requires an analogue front-end capable of handling variations of 84dB in peak signal. In addition, a signal to noise ratio of at least 48dB is required (i.e. 1 bit in an 8 bit system) under all readout conditions, with single pixel readout of peak signals of +/-1.7gA clearly being the most demanding. In summary, a dynamic window of 132dB is required within a system reading out analogue data at >lMSample/s. This was fulfilled by means of 3 layers of variable gain as shown in Figure 9 . Two front-end amplifiers are incorporated with the input switched between the two according to the gain required. This provides a dedicated amplifier for single pixel readout with the maximum possible front-end gain. A separate amplifier provides gain for the less demanding instances where higher numbers of pixels (with higher currents) are read. Within the feedback path of this amplifier, a second level of variable gain is supplied. Finally, the third level of gain is provided by a variable gain amplifier with gain between -14dB and +34dB to scale the output across the 2V range of the ADC. A significant noise source of the readout system is the contribution from amplifier voltage noise. This noise contribution is proportional to the sum of the amplifiers input capacitance [10] ; this includes the capacitance added by the current source and the analogue switch. A theoretical analysis of this noise contribution reveals that it alone is predicted to contribute 0.5bits to noise (rms). Hence, eight samples are taken for every pixel value stored reducing the effect to 0.18 bits of noise. Overall, the measured output noise level of the system is around 0.24 bits.
Within the current system, analogue readout is currently limited to a maximum speed of 37 frames per second (fps). Readout of binary images is possible at up to 434 fps. With a dedicated firmware implementation on the FPGA, substantial improvements in frame rate should be feasible.
To input analogue data to SCAMP-3's APEs, a 12-bit parallel DAC is provided. This provides a means of loading an analogue value (in reality a current) to a register. Since the input to SCAMP-3 defining the analogue value is non-linear, a look-up-table is incorporated that ensures the linear 8-bit digital scale within the system controller is correlated to a linear analogue range within SCAMP-3. This look-up-table (Figure 7) is created automatically during an OS calibration routine at start-up.
This system is designed to be powered from a USB2.0 interface (drawing 420mA). A switched power supply efficiently converts 5V to the 3.3V required for the Xilinx Spartan-3 and SCAMP-3 ICs. Additionally, 23 digital to analogue converters are incorporated to provide software configuration of bias voltages and supplies to the SCAMP IC and its system. The SCAMP-3 IC itself draws a maximum of 100mA, with typical algorithms (such as those described in this paper) consuming <5mA.
VI. SOFTWARE TOOLS
Software is the primary development platform for image processing algorithms. It was anticipated the user will want to use the SCAMP system in their own applications; therefore a set of drivers and an Applications Programming Interface (API) were built. This API encapsulates all of the configuration and low-level communication, abstracting it away from the programmer. The API adheres to the ANSI C++ standard and is available for both LINUX and WINDOWS platforms. There is also software available to replace the host computer with a DSP.
A development tool 'ScampGUI' has been developed using the API which provides a means to configure, test and inspect almost all the system. ScampGUI provides frame and statistic viewers, performs noise calculations and records movies. A second tool 'ScampSIM', is an integrated development environment for creating image processing algorithms that run on the SCAMP system. ScampSIM provides a detailed behavioural simulation of the analogue SCAMP processors. ScampGUI and ScampSIM can be combined to create a "live" development environment, where the changes made in ScampSIM are downloaded to the system, providing real-time feedback. This reduces development time considerably.
VII. EXPERIMENTAL RESULTS
The examples presented in this section demonstrate different features of the system as a whole to perform image processing. The first example is SCAMP only image processing. Figure 10 shows the system returning full frames. The algorithms shown there use only the basic communication capability of the system, i.e. the SCAMP chip is performing the entire algorithm, using the default system settings. No additional input or feedback is being used.
The next example, Figure 11 , illustrates how the user can interact with an executing algorithm. The algorithm performs a simple binary threshold and sends digital frames to the host. The threshold level is set via a slider control in the host software. The host sends a packet to the System Controller, which asynchronously updates a Communications Register between the System Controller and the SCAMP Sequencer. The algorithm samples this port to get the threshold value, Figure 12 shows how the System Controller can be used to control the SCAMP's read-out. The SCAMP chip simply captures the image and performs no additional processing. By changing the regional read-out size, and the amplifier gain, multi-resolution read-out is possible. Essentially this algorithm is performing pixel binning, grouping the regions pixels and returning their summation. This is useful when performance is critical due to the lower bandwidth requirements when returning lower resolution frames, or to obtain some global measures. Figure 13 illustrates a number of the features in the system being used to implement a primitive compression algorithm. This algorithm is intended as a demonstration of the system's capabilities, rather than a practical compression algorithm. The algorithm returns in full resolution only the regions of the image that have changed the most from one frame to another. The SCAMP-3 chip calculates the absolute difference between two frames. This results in a map that has lighter areas for movement, and darker areas for stationary pixels. The SCAMP-3 chip does not perform any more processing at this point, and the System Controller is configured to read out regional summations, in this case similar to that in Figure  12 (f), of the absolute difference map. These 16 readings are used to determine which region has changed most (i.e. has the highest overall sum of absolute difference). The System Controller is then configured to read-out in full resolution the selected region only. The host software receives these regional fragments once per frame and re-assembles an image by drawing the fragments in their correct locations. This gives the impression that the algorithm is returning full frames at full speed, but uses lower bandwidth.
In Figure 13 , some discontinuities can be noticed, as the system is making a rough judgement to the area that has changed the most. A trade-off is made between accuracy and frame-rate. By increasing the resolution at which motion is detected and returning a number of smaller regions per frame, the discontinuities become less obvious, but the algorithm has more regions to compare when finding which one has changed the most.
VIII. CONCLUSIONS
This paper has presented a complete stand-alone image processing system based on the SCAMP-3 vision chip. The SCAMP-3 chip is used to reduce the processing time required, by processing pixels in parallel. This system consists of five major components; each one has been described, with particular attention paid to the SCAMP Sequencer component and its programming paradigm. These components form a system which is a flexible platform to develop and execute real-time computer vision algorithms for various applications, and is portable for use within embedded systems. Examples of the systems capabilities have been highlighted.
